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Broadband signal generator is an indispensable module for broadband Six-Port 
Reflectometer (SPR). To integrate a whole SPR system on a chip, the source must be 
compact. In this thesis, a three-stage voltage-controlled oscillator (VCO), using two 
parallel weak invertor-chain oscillators and sense amplifiers, is proposed and designed in 
a 0.13 µm CMOS process. These two parallel weak inverter-chain oscillat rs extend the 
low frequency operating range and the sense amplifiers expand the hig  frequency 
operation. The measurement results show that the oscillator can be tuned from 430 MHz 
to 12 GHz, which satisfies the targeted SPR operating frequency range. 
In order to expand the operating frequency band of the SPR, an introduction of 
the tuning mechanisms is necessary. Inductors and capacitors are the two basic 
components for the circuit modules of an SPR. Varactors are provided by process 
vendors. In this thesis, a novel differential active inductor is proposed and implemented 
in a 0.13 µm CMOS process. The measured self-resonance frequency is 6 GHz, which is 
the highest self-resonance frequency published thus far for a differential inductor. The 
proposed structure is further improved by adding a symmetrical negtiv  resistor. Post 
layout shows a 10 GHz self-resonance frequency. 
A power divider is a common module in the SPR and microwave circuits. A new 
lumped-element power divider structure, which presents the strongest tol rance to 
parasitic resistors in capacitors and inductors, is proposed and analyzed in this thesis by 
even- and odd-mode method. Varactors and the above-mentioned active inductors are 
used to build the proposed power divider. The circuit is designed in a 0.13 µm CMOS 
 iii  
process with a core area of 300 µm×265 µm. Post layout simulation yields a tuning range 
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The six-port measurement technique was introduced in 1977 by Glen F. Engen in 
the National Institute of Standards and Technology [1.1]. The basic theory is, in a linear 
six ports network, as shown in Fig 1.1, the following relationships exist: 
 3 2 2b Aa Bb= +     (1.1) 
 
4 2 2b Ca Db= +     (1.2) 
 
5 2 2b Ea Fb= +     (1.3) 
 
6 2 2b Ga Hb= +     (1.4) 
 














Fig. 1.1 Block diagram of six ports network. P1 is connected to the power source, P3-P6 
are the power measurement ports and P2 is device under test (DUT) port. 
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The power response Pi (i=3, 4, 5 and 6) at port P3-P6 can be obtained from 
equations (1.1)-(1.4) and are shown in the following: 
 
2 2 2
3 2 3LP A b q= Γ −      (1.5) 
 
2 2 2
4 2 4LP D b q= Γ −      (1.6) 
 
2 2 2
5 2 5LP E b q= Γ −      (1.7) 
 
2 2 2























= −      (1.9) 
 
If P4 is treated as a power reference port, then the power ratio Pi /P4 (i=3, 5, 6.) 
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The parameters, three real and four complex values (q3, q4, q5 and q6), which are 
frequency-dependent, can be decided by a calibration procedure which will not be 
detailed in this thesis [1.2]-[1.4]. 
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To simplify the algebraic process to obtain the parameters in equations (1.10-
1.12), a match condition at source port P1 is always desired. P4 is isolated with P2 (which 





























= Γ −      (1.15) 
 
The constants in equation (1.13)-(1.15) can be determined by doing calibration 
[1.2]-[1.4]. Then the reflection coefficient of the DUT can be obtained by measuring the 
power at the P3-P6. The performance of the SPR is determined by the distribution of qi 
according [1.5] and the optimum condition is |qi|≈1.5 and arg(qi)-arg(qj)≈120
0. The six-
port is still considered functional as long as the phase differenc s of two q-points do not 
drop below 450 [1.6]-[1.8].  
Many applications of six-port beside SPR for scatting parameter measurement 
have been published. Six-port wireless communication receivers are reported in [1.9]-
[1.11] and cancer detection are presented in [1.12]-[1.13]. The six-port can also be used 
in complex permittivity measurement [1.14] and as six-port interferom ter (SPI) radios 
[1.15]. 
The SPR has been built in many forms. The classic structure which owns close 
ideal property (The magnitude of q3, q5 and q6 are 2 , 2 and 2 respectively; the 
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differences of their phase angles are 1350, 900, 1350 respectively; the structure also has 
relatively broadband operating capabilities.) is presented [1.16]. The bandwidth is 
important since it has been one of the limitations f SPR in comparison with heterodyne 
architectures. Two lumped-element SPRs composed of resistors in MMIC technologies 
and owning multi-GHz bandwidth are introduced in [1.6]-[1.7]. Since the bandwidth is 
increased at the expense of large power loss which w ll decrease the sensitivity of the 
SPR, then finding a solution to extend the operating bandwidth of six-port is necessary.  
According to Fig 1.1, a broadband source generator is indispensable. To integrate 
the SPR on a chip, the structure must be compact. The LC oscillator presents better noise 
performance than the relax oscillator, but the operation frequency bandwidth is a 
limitation even through there is some progress [1.18]-[ .19]. Since our target does not 
have strict requirements to the phase noise as that of the communication circuit, then the 
ring oscillator may be a reasonable choice.  
In Chapter II, which is a paper to be submitted, a novel delay cell with a sense 
amplifier used to boost the maximum frequency is proposed and analyzed. The proposed 
delay cell is used in the design of a three-stage ring oscillator. Two weak inverter ring 
oscillators, which are used to extend the frequency to the low frequency, are added to the 
three-stage VCO. The circuit is implemented in a 0.13 µm CMOS process with an area of 
630 µm×290 µm. The measurement tuning frequency range is 430 MHz to 12 GHz. 
 To extend the operating frequency band, as for the SPR, the introduction of a 
tuning mechanism is an option. Meanwhile, the tuning mechanism can filter the noise, 
which may be channeled to the broadband power detectors and increase the signal to 
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noise ratio. In the classic SPR structure [1.16], power dividers and couplers are needed. 
Despite the efforts in developing compact on-chip transmission lines to overcome chip-
area constraints [1.20]-[1.21], the lumped-element structure is the best choice for a 
smaller area thus far. According to the present lumped-element structures [1.22]-[1.23], 
basic components are inductors and capacitors. Varactors are provided by CMOS process 
vendors and active inductors are research topics (There are dozens of papers published in 
IEEE even in this year.). The self-resonance frequencies of the differential active inductor 
structures reported until now are less than 4 GHz [1.24]-[1.26], which is not enough for 
our target. 
In Chapter III, which is a published paper [1.27], a novel active inductor is 
proposed and analyzed. The post-layout simulation results show that the self-resonance 
frequency is up to 10 GHz. To verify the performance, a lumped-element Wilkinson 
power divider with 9.5 GHz center frequency using the proposed active inductor was 
designed successfully.   
Chapter IV, which is a journal paper submitted, presents a novel lumped-element 
power divider structure, which occupies smaller area than those in [1.22]-[1.23] and 
presents strong tolerance to the parasitic resistor in the varactors and inductors. The 
proposed lumped-element power divider is designed i a 0.13 µm CMOS process using 
the proposed active inductors in Chapter IV. The post-layout simulation results show that 
it can be tunable from 1 GHz to 7.5 GHz which is the largest tuning range thus far. The 
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SOURCE GENERATOR—A VOLTAGE-CONTROLLED DIFFERENTIAL 
OSCILLATOR TUNABLE FROM 430 MHz TO 12 GHz 
 
Abstract—In this paper, a three-stage differential voltage-controlled 
oscillator (VCO) tunable from 430 MHz to 12 GHz band is presented and analyzed. 
To boost the maximum operating frequency, a sense amplifier is added to each 
ordinary differential delay cell.  Then two three-stage weak inverter ring oscillators 
are added to extend the tunable frequency range to the low frequency. This 
structure is implemented in a 0.13 µm CMOS process and the core occupies an area 
of 140 µm×40 µm. The output power is -12 dBm to -29 dBm when the frequency is 
tuned from 430 MHz to 12 GHz. 
I. INTRODUCTION 
 
A compact, low-cost source with a large tuning range is a key circuit block for 
integrated high-frequency systems and their applications. Software-defined radios (SDR), 
six-port network analyzer on chip (NAoC) are two examples [2.1]-[2.2].  The latter was 
proposed for broadband dielectric spectroscopy applications and is the targeted 
application of this work. It has been demonstrated that discrete component LC oscillators 
can have an octave frequency tuning range with superb hase noise performance for 
communication system applications. However, those ocillators occupy large areas; 
therefore, they are difficult for integration [2.3]-[2.4]. On the other hand, ring oscillators 
are compact and easy to integrate in CMOS technology, yet their phase noise is higher 
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than that of LC oscillators. Nevertheless, for many dielectric spectroscopy applications, 
phase noise requirement is not nearly as stringent as it for communication systems.  
Therefore, ring oscillators are reasonable choices. 
There have been many efforts to extend the frequency tuning range of ring 
oscillators. By programming the number of paralleled inverter rings, a turning range from 
103 MHz-1.02 GHz was achieved in [2.5]. A hybrid contr l scheme (tuning R and 
varactors) with 12-23 GHz range in SiGe-bipolar technology was developed in [2.6]. A 
coupled two-stage structure with frequency tunable from 2.5 GHz to 9 GHz was proposed 
in [2.7]. A new delay cell with a tuning range from 120-420 MHz was also demonstrated 
by use of replica bias and one additional discharge path [2.8]. A delay cell tunable from 
100 KHz to 1 GHz was presented in [2.9], where the maximum operating frequency 
depends on the supplying ability of the current source. None of these circuits can cover 
from a few hundred MHz to 10 GHz which is the targeted frequency range of the NAoC 
development. 
Here, a novel delay cell structure is presented. A sense amplifier is added to a 
classic differential pair to boost the maximum oscillating frequency. To expand its low 
frequency operation, two weak inverter ring oscillators are added. A three-stage ring 
oscillator based on the proposed structure is fabric ted in a 0.13 µm CMOS process and 
the measured operating frequency is tunable from 430 MHz to 12 GHz. 
This work is arranged as follows: the proposed delay cell is analyzed in Section 
II; Section III presents circuit design and measurement results. The conclusions are given 
in Section IV. 
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II.  PROPOSED DELAY CELL STRUCTURE 
 
Differential amplifiers with P latches or N latches are usually used in ring 
oscillators to sharpen both the rising and falling edges. The combination of the two 
latches is a sense amplifier which can operate at very high frequencies. Sense amplifiers 
can be used to increase the maximum oscillator frequencies or inject the energy into the 
oscillators utilizing wave phenomena. To construct oscillators with sense amplifiers, 
phase shifter or resonance stimuli are needed; otherwise the sense amplifier will get 
stuck. Standing wave oscillators and traveling wave oscillators are examples using phase 
shifters (normally by transmission line or lumped-element transmission line) and sense 
amplifiers, they can operate as high as Ku, K or Ka frequency bands, but their frequency 
tuning ranges are limited [2.10]-[2.11]. 
The proposed delay cell for broadband tunable VCO is shown in Fig. 2.1. A1, A2, 
A3 and A4 are inverters. The sense amplifier is composed of cross coupled inverters A3 
and A4. The differential amplifier is composed by M1, M2, M3 and M4. The sizes of 
NMOS and PMOS in A1 and A2 are about 10% of M1 and M3, respectively. The function 
of differential amplifier and A1, A2 is similar to that of the transmission lines in the 
traveling wave oscillator. The difference is that there is gain here while transmission lines 
incur loss. The voltage gain of the delay cell is controlled by tuning the tail current source 




















According to the operating regions of transistors M1, 2, M3 and M4, the 
operation of the delay cell can be classified in three different states: minimum frequency 
state, when tail current source I0 is small, and M3 and M4 are off; normal state when the 
tail current source is on but not very large, and M3 and M4 are in the saturation states; 
















A. Minimum Frequency State 
 
In the minimum operating frequency environment, the tail current source is off; 
M3 and M4 are in the cut off states too. But the transconductances of M1 and M2 are not 
totally zero and there is current flowing between their sources with double oscillation 
frequency, as indicated by the dashed lines in Fig. 2.1. There are DC biases supplied by 
A1 to A4 in both gates of M1 and M2 as well. For the half circuit of the delay cell, the 
voltage gain is –gm1×(R+1/(jωCL)), in which R is the channel resistance and CL is the 
parasitic capacitance at the Out+/- points. In a few hundred MHz, when M3 and M4 are 
tuned off, 1/(jωCL) can be ignored and the phase is -180
0, which satisfies the phase 
requirement of the Barkenhausen criteria shown in equation (2.1) [2.12]: 
 
0
0( ) 180H jω∠ = , and    (2.1) 
 
0( ) 1H jω ≥ ,     (2.2) 
 
where ω0 is the oscillation frequency and H(jω0) is the transfer function of the oscillator 
circuit. 
The transconductance gm1 is very small when no DC current is flowing through 
M1 and M2. In order to ensure oscillation in the presence of possible temperature and 
process variations, the loop gain should be at leastwice or three times the required value 
[2.12]. Then the gain of the present circuit must be increased. The simulation results 
show that A1 and A2 can supply large gain for a 0.52 V DC bias as shown in Fig. 2.2 and 
start the oscillation. In this state, the operating frequency is determined by the parasitic 
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B. Normal State 
 
In the normal state, A1 and A2 can be ignored because they are small. Then the 
proposed delay cell can be simplified, as shown in Fig. 2.3. It consists of two parts with 
the ability to function autonomously: the cross-coupled inverter pair (A3 and A4) and the 
tunable differential delay cell. When positive feedback is provided by M5-M8, the 
combined delay cell extends the high-frequency operating range. Meanwhile, the delay 
still kept symmetrical differential structure, whic an inhibit the common mode noise. 
The small signal analysis is shown in Fig. 2.4. 
 
 
Fig. 2.2.  Solid line is the DC analysis of A1 and A2. Dash line is y=x. The dotted 

















































Fig. 2.4 shows the small signal model of half of the delay cell. The transfer 
function of the delay cell is: 
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− − + + + + + +
   (2.3) 
 
where CL is the total capacitance at the output node; Cgd is the gate drain capacitance, 
while gdmi and gmmi are the channel conductance and transconductance of transistor Mi, 
respectively. 
According to the Barkenhausen criteria in equation (2.2), the following equation 
must be satisfied: 
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Then the frequency can be obtained: 
 
 

























     (2.5) 
with 
 
5 7 1 3 5 7m m m m m mB gm gm gd gd gd gd= − − + + + +      (2.6) 
 
where CL is assumed to be a constant. In the numerator, when current Iss changes from 0 
to Iss, max, gmm1 changes from gmm1, min (~0) to gmm1, max. Because the control voltage Vcon 
ranges from 0 to Vdd, then gdm3 value ranges from gdm3, max to 0. Both of them can be 
used to tune the oscillation frequency. When the B2 in the numerator cancels out the 
gmm1,2, the oscillator operates at its minimum oscillation frequency. Likewise, when the 
maximum value of gmm1 is used and B is 0, the oscillator operates at its maximum 













     (2.7) 
However, when gmm1 and gdm3 are tuned, the transfer function cannot always sati fy the 
oscillation requirement, and they are restricted by the Berkenhausen criteria in equation 
(2.1). For example, when selecting stage number N=3, the phase shift of each stage is 
expected to be 600, then: 
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Considering the conditions for maximum frequency determined in the transfer 











=      (2.10) 
Then the maximum operating frequency is determined by equations (2.7) and 
(2.10).   














≈      (2.11) 
 
For the introduction of M5, M6, M7 and M8, B=0 became possible and it increases 
the maximum operating frequency range. Similarly, the addition of inverters A1 and A2, 
M3 and M4 can be turned off to achieve gmm1, min and gdm3 =0, then the minimum 
operating frequency. Otherwise, when M3 and M4 are turned off and gmm1=0, then the 
oscillator is down for 0 transfer function. 
C. Maximum Frequency State 
 
In high frequency operation mode, the tail current source, M3, and M4 are on. 
According to the Barkenhausen criteria, there is an amplitude and a phase of the voltage 
gain required to the delay cell. But in transistor’s high frequency model, the parasitic 
capacitance, CDB, CGD, and CDS will affect the gain. If the total parasitic capacit nce is CL' 
and the resistor is signed as R', then the load is Z= R'-j1/(ωCL'). When R>0, then the 
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voltage gain value will be located in the second quadrant and the gain’s phase of each 
delay cell is in 900~1800 which can not satisfy the Barkenhausen criteria, 600 for each 
stage in a three-stage ring oscillator. When the sense amplifier supplies enough negative 
resistance and R<0, then it is possible for the gain value to be located in the first 
quadrant. 
III.  CIRCUIT DESIGN AND MEASUREMENT RESULTS 
 
To verify the proposed structure, a three-stage CMOS ring oscillator was 
implemented in an IBM 0.13 µm process. The analysis in II shows that the delay cell has 
two input controllers: Vcon controls the resistor and Icon controls the current source.  In 
order to reduce the influences caused by the fluctuation of the input voltage, Vcon and Icon 
are adjusted jointly in the design. To obtain consta t output power and symmetrical 
waveforms, the DC bias of M1 and M2 should be kept constant as possible over the 
operating frequency range. So the controllers of tailor current source, Icon, and Vcon for M3 
and M4 are combined together to keep IM3+I M4≈I0. 
Possible external influences, such as loading by probes, are also a concern. A 
buffer was added after the oscillator to reduce the eff ct of probes during measurement 
and to drive a 50 Ω load. The schematic is shown in Fig 2.5. The layout and the 


















The output waveform is measured by using a Tektronix DPO 7345 Digital 














Weak inverter oscillator 






























Fig. 2.6.  (a)Layout (b) The micrograph of the ring oscillator. 
GND Vout- GND VDD 
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Vcon 
Vcon 
GND Vout- GND VDD 




























Fig. 2.7.  The free running oscillator waveform measured by a Tektronix DPO 7354 
















The frequency was measured by use of an HP 8565E spectrum analyzer. 
Spectrum measurement results show that at a 1.2 V power supply, the oscillator 
frequency is tunable from 430 MHz to 9.75 GHz. The frequency–voltage characteristic is 
shown in Fig 2.8. The maximum frequency is 12 GHz with 1.6 V power supply. The 
power at the output of the buffer decreases from -12 dBm at 430 MHz to -29 dBm at 12 
GHz. The power consumption including the buffer will increase from 67 mW to 109 
mW. Because this oscillator is designed for a network analyzer on chip application, 




Fig. 2.8.  Measured frequency-voltage characteristics varying the control voltage 
with 1.2 V power supply.   
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IV.  CONCLUSIONS 
 
A sense amplifier is added to the common differential amplifier structure to 
sharpen the rising and falling time of the delay cell.  The delay cell is then used to 
construct a three-stage ring oscillator. To extend the frequency range to the low 
frequency, two weak inverter ring oscillators, whose sizes are about 10% of the main 
delay cell, are added. This circuit is implemented in a commercial 0.13 µm CMOS 
process. The measurement results show that it is tunable from 430 MHz to 12 GHz, 
which satisfies the targeted frequency tuning range. Noise analysis and power stability 
improvement are needed in the further work. 
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A HIGH FREQUENCY TUNABLE DIFFERENTIAL ACTIVE INDUCTOR AN D 
ITS APPLICATIONS TO POWER DIVIDERS 
 
Abstract--A CMOS high-Q differential active inductor is proposed in this 
paper. Simulation results show that the inductance is tunable from ~ 1 nH to 100 nH 
with operating frequency tunable from 300 MHz to 10 GHz. The inductor occupies 
40× 70 µm2 in IBM CMOS8RF 0.13 µm process. It is used to design a 9.5 GHz 
Wilkinson power divider. The post layout simulation using Spectre shows that, with 
all ports matched to 50 Ω, the return loss and the output ports isolation are better 
than 20 dB with an insertion loss of ~ 3 dB. The active area of the miniaturized 




Integrated inductors find extensive applications in many facets of radio-frequency 
integrated circuits (RFIC), including impedance matching circuits, filter circuits, 
oscillators, and lumped-element power dividers. However, CMOS passive inductors 
occupy large chip areas. Their fixed inductance values are inconvenient for 
reconfigurable circuit module design. As a result, there have been many efforts to 
implement active inductors [3.1]-[3.7]. 
There are two types of active inductors: single ended and differential. Both are 
based on the well-known gyrator-C architecture, which uses two transconductance 
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amplifiers to convert the susceptance of the capacitor C to inductive impedance [3.1]-









= = .    (3.1) 
 
There are a few inherent disadvantages associated with single-ended design, 
including low inductance values, low quality factor, and narrow operating frequency 
range. There have been many efforts to overcome these limitations. For instance, 
Manetakis, et. al. [3.8] introduced a regulated cascade transconductance amplifier 
topology, which reduces the output conductance. As a result, the equivalent resistance is 
reduced. And the quality factor Q, of the active inductor is improved. The grounded 
inductor topology is used to implement various RFIC circuits, including a power divider 











Fig 3.1. Gyrator-C topology for active inductors 
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The differential gyrator-C active inductor topology was proposed in [3.5]-[3.7]. 
Ref. [3.5] is a fully differential gyrator configuration comprising two balanced 
transconductors connected back to back. Ref. [3.7] is composed of two back to back 
differential transconductance amplifiers. The problems related to current differential 
active inductors are limited inductance tuning range and low self-resonance frequency 
(only 1.06 GHz in [3.5] and 3.98 GHz in [3.7]), whic  limits the operating frequency 
range of the inductors. 
This paper presents a new differential active inductor that is tunable from ~ 1 nH 
to 100 nH and operating from 300 MHz to 10 GHz. Using the proposed active inductor, a 
lumped-element Wilkinson power divider is designed. The circuits are designed by use of 
the IBM CMOS 8RF_DM 0.13 µm process. The paper is organized as follows: Section II 
describes the proposed tunable differential active inductor. The power divider design is 
presented in section III.  Section IV concludes the paper. 
 
II.  PROPOSED TUNABLE DIFFERENTIAL INDUCTOR 
 
A simplified schematic of the proposed circuit is gven in Fig 3.2. M1, M2, M3 
and M4 compose the differential cascade transconductance amplifier. For just the half 
circuit, M1, M3, M5, M7 compose one gyrator-C strucure and M2, M4, M6, M8 
compose the other gyrator-C structure. Then the two gyrator-C structures are connected 
by M9, M10, M11 and M12. If the entire structure is considered as a differential pair, 
then M9, M10, M11 and M12 are the feedback pairs which can boost the self-resonance 
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frequency, inductor value and Q factor. There are two controlling terminal Vcon1 and 
Vcon2. Vcon1 controls the gain of the differential cascade transco ductor amplifier and 
Vcon2 controls the gain of the common source amplifier. The inductor value, Q factor 
and resonating frequency are varied by tuning the control voltage Vcon1 and Vcon2. Fig 





























gm* is the transconductance of transistor M* and C* is the capacitance of the 
corresponding nodes. 
From the small signal model in Fig. 3.3, the input impedance is 'inY : 
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Using the equivalent model in Fig 3.4, the input impedance is 
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Fig 3.3. The small signal model of the half circuit of the proposed tunable 
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inC C=      (3.5) 
 
Both the inductor and resistor values can be simplified to  
 










and     (3.6) 
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Equation (3.2) and (3.3) show that there is one zero and two poles if one ignores 
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The pole is ωp. In (3.5), by subtracting m9, gm11 and tuning gm5, G can be forced 
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By tuning gm1 and gm5 through Vcon1 and Vcon2, the pole point, inductor and Q
factor can be changed. The inductor post layout simulation results are shown in Fig 3.5, 
for the case where the signal amplitude is 50 mV, including the pad. It shows that its 
























III.  CIRCUIT DESIGN AND POST LAYOUT SIMULATION  
 
Fig 3.6 shows a typical lumped-element Wilkinson power divider with the 
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If the center operating frequency is 9.5 GHz with a ch racteristic impedance of 
Z0=50 Ω, then R=100 Ω. The capacitance should be 236.9 fF and inductor should be 
1.184 nH. 
 















Fig 3.7 shows the input impedance of the active inductors used for the targeted 
Wilkinson power divider.  The results are obtained from post layout simulations. Two 
DC isolation capacitors are used. The control voltages are Vcon1=800 mV and Vcon2=785 
mV. Fig 3.7 shows that the imaginary part of the input impedance is about 70 ohms at 9.5 
GHz, which indicates an inductance value of ~ 1.18 nH. The real part of the input 




































The differential active inductor without pads occupies an area of about 40×70 µm2 
and the power divider occupies about 160×170 µm2 without pads. The layout of the 
































For the Wilkinson power divider, when the input signal amplitude is 50 mV, all 
ports matched to 50 ohms, and with a 1.2 V standard power supply, the S-Parameters are 
 
 






















IV.  CONCLUSIONS 
 
This paper presents a novel differential active inductor that operates from 300 
MHz to 10 GHz. The inductor is used to design a Wilkinson power divider at 9.5 GHz. 
Post layout simulations show that the power divider wo ks well at about 9.6 GHz, ~ 0.1 
GHz shift compared to the original design. In addition to its high self-resonance 
 
 
Fig 3.9. The S-Parameters of the Wilkinson power divider. 
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frequency (up to 10 GHz), the inductor is tunable from 300 MHz to 10 GHz, which can 
be used in the broadband designs. 
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CHAPTER FOUR 
A CMOS RADIO FREQENCY POWER DIVIDER  
TUNABLE FROM 1-7.5 GHZ 
 
Abstract--A new lumped-element power divider circuit is proposed for on-
chip implementation. The circuit is compact and insensitive to losses in varactors 
and inductors compared with existing power divider architectures. Measurement 
results of a differential active inductor targeted for tunable power divider 
applications are presented. The inductor is tunable from 500 MHz to 5 GHz with 
inductance value tunable from 0.9 nH to 5 nH.  The self-resonance frequency of the 
inductor is as high as 6 GHz.  A quality factor value of 101 at 2 GHz is obtained.  
After adding a coupled inverter pair to improve circuit bias and quality factor, the 
self-resonance frequency is boosted to 10 GHz, which is demonstrated by post layout 
simulation.  With the improved inductor, the proposed power divider is designed in 
a 0.13 µm CMOS process. The center frequency of the power divider is tunable 
from 1 GHz to 7.5 GHz with all three ports matched to 50 Ω. In the entire operating 
frequency range, the return loss is better than 20 dB and insertion loss is about 4 
dB. The circuit dissipates 6.17 mW to 21.05 mW when it is tuned from 1-7.5 GHz 







Power divider is a basic circuit module for microwave systems, including various 
six-port network analyzer architectures [4.1]. Fig. 4.1(a) shows the basic circuit 
schematic that was developed by Wilkinson [4.2].  The three-port network divides an 
input into two identical output signals while providing isolation between the two outputs. 
For integrated radio-frequency (RF) systems and their applications, lumped-element 
implementation of the circuit, such as the circuits in Fig. 4.1(b) and (c), is necessary 
despite the efforts in developing compact on-chip transmission lines to overcome chip-
area constraints [4.3]-[4.4]. The bandwidth of the circuits in Fig. 4.1 is narrow.  Multiple-
stage power dividers have been proposed to overcome this limitation [4.5]-[4.7], which 
would result in larger chip area and higher signal loss for on-chip applications since there 
is parasitic resistor in on-chip passive inductors. Meanwhile, rather than a wide 
instantaneous bandwidth, the operating frequency tuning range is of great interest for 
some applications, such as software-defined radio [4.8]- 4.9] and six-port network 
analyzers, because narrower instantaneous bandwidth may help improve the sensitivity of 
the system. Thus far, efforts on tunable RF power dividers are limited, although a 4 GHz 
to 5 GHz design was published in [4.10]. 
Tunable (active) inductors and variable capacitors (varactors) are two basic 
elements in implementing tunable power dividers for a given embedding impedance (e.g. 
50 Ω). Varactors are often available from process vendors. However, on-chip varactors 
have limited quality factors. The associated parasitic resistance seriously affects the 
performance of various lumped-element power divider structures, as discussed in Section 
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II. On the other hand, tunable inductors are active research topics. Therefore, power 
divider circuits need to be analyzed with attention  varactors and inductor losses. 
In this work, we propose a new lumped-element tunable power divider for CMOS 
implementation.  Section II shows that the proposed power divider is the most compact 
and least sensitive to varactors loss.  The measured results of an inductor tunable from 
500 MHz to 5 GHz are given in Section III.  The inductor can be used in the proposed 
power divider circuit but the self-resonance frequency is still not high enough for the 
desired tuning range. An improved active inductor sructure is also given and discussed.  
Section IV describes the design of a tunable power divider in a CMOS 0.13 µm process 
































II.  A NEW LUMPED-ELEMENT POWER DIVIDER 
 
The proposed power divider is shown in Fig. 4.2(a) together with circuit 







Fig. 4.1. Wilkinson power divider circuits with (a) two λ/4 distributed transmission 
lines, (b) lumped-element equivalent π-network of the transmission lines, (c) lumped-















































4.2(b) and (c) are two power divider circuits recently presented in [4.11].  They are the 
most compact power divider circuit architectures published so far.  The proposed circuit 
in Fig. 4.2(a) uses the same number of circuit components with similar element values 
(the two capacitors at port one can be combined together).  As a result, the corresponding 
chip area is similar to those in Fig. 4.2(b) and (c).  Table I shows that Fig. 4.2(a) also has 
a bandwidth similar to that of the other two when ideal inductors and capacitors are used. 
 
TABLE 4.1 Operating Frequency Bandwidth ∆f/f0  
Fig.4.1(a) Fig.4.1(b) Fig.4.1(c) Fig.4.3(a) Fig.4.3(b) Fig.4.3(c) 
0.36 0.16 0.16 0.26 0.28 0.29 
 
∆f is the frequency range that has -20 dB or better isolation and all three ports are 


























































Fig. 4.2 (a) the proposed power divider circuit. (b) and (c) are two compact power 
dividers proposed in [4.11]. 
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As discussed above, losses are inevitable for both varactors and inductors in 
CMOS technologies.  It is possible to independently tune the inductance and quality 
factor (loss) of an active inductor.  But there is no efficient approach to independently 
control the capacitance and resistance of a varactor for different frequency operations 
until now [4.12].  Therefore, these power divider ci cuits need to be analyzed and 
compared with losses considered, especially varactor’s losses. 
The even-odd mode method [4.13] can be applied for such analysis.  
Unfortunately, the addition of loss resistance makes the algebraic process and the final 
equations lengthy and complicated.  Therefore, only the varactor’s resistance effects in 
Fig. 4.2(a) and Fig. 4.2(b) are presented here.  The performance of Fig. 4.2(c) is similar 
to that of Fig. 4.2(b), as will be shown in Fig. 4.4. 
For even-mode operation, the circuits in Figs. 4.2(a) and (b) have identical 
equivalent circuits. Therefore, varactor’s resistance should have similar effects. For the 
odd mode operation, however, different equivalent circuits arise, as shown in Figs. 4.3 
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Here ω = ω0+∆ω with the operating center frequency ω0=2πf0 and ∆ω the frequency off-
set. Ideal operations require RA and RB to be Z0, which is the case when R1, R2 and ∆ω are 
zero. Otherwise, matching to the embedding impedance will not be satisfied.  
Furthermore, the minimum points of scattering parameters do not overlap, as one can see 
in Fig. 4.4(a).  Therefore, weaker dependence of RA and RB on frequency shift is desired.  





varies from 1.125 to 6.3 at 1 GHz when R1 





























                         
 
 
                                                 
 
 
Fig. 4.3 (a) Equivalent circuit for odd mode operation of Fig. 4.2(a), R1 is parasitic 
resistor of the varactor 2C1. Excitation source is not shown.  (b) Equivalent circuit of 
(a). (c) Odd mode excitation of Fig. 4.2(b), R2 is the parasitic resistor of the varactor 



















Simulation results for scatting parameter using Cadence Spectre and ADS are 
shown in Fig. 4.4. The results for the two simulators are identical. The circle in Fig. 
4.4(a) shows the highest intersection point among reflection and isolation scattering 
parameters in the operating band. This point represents the best simultaneous minimum 
of the three parameters shown and hence the best possible performance of the power 
divider. Fig. 4.4(b) indicates the dependence of the int rsection point on varactor’s 
resistance for different power divider structures at 1 GHz.  The proposed structure is the 
least sensitive to increase of the varactor’s resistance.  Figs. 4.4(c) shows the magnitude 
of transmission coefficients, S21, for different resistance of varactor. Fig. 4.4(d) also 
shows the dependence on the inductor’s resistance.  The above analysis and the results in 
Fig. 4.4 show that the proposed power divider circuit is much less sensitive to the losses 
in inductors and varactors among all the power divider circuits in Figs. 4.1 and 4.2.  





































































Fig. 4.4 (a) The highest intersection point of S11, S22, and S23. (b) Intersection 
point value vs. parasitic resistance in varactors. (c) S21 vs. parasitic resistance in 
varactors at the designed center frequency.  (d) S21 vs. parasitic resistance in 




S-Parameters of the proposed structure at center frequency can be obtained when 
varactor’s resistances are considered. A detailed derivation is shown in Appendix B and 
the results are summarized as follows: 
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In the even mode, the reflection coefficient at Port 2 is 
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The expression for S21 is complicated but can be simplified to the following (seen 
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Equations (4.8)-(4.14) show that when R1 is zero, the proposed power divider is 
matched at all ports with ideal isolation between Port 2 and 3.  The phase delay between 
Port 1 and Port 2 or Port 3 is 45 degrees, not 90 degrees. 
 
III.  Active Inductors Design 
 
The two inductors in Fig. 4.2(a) need to have a wide tuning range in order for the 
power divider to be tunable over similar ranges.  Active differential inductors are 
probably the only choice.  High quality factor and high self-resonance frequencies are 
desired. Two of such inductors are shown in Fig. 4.5(a), with or without the coupled 
inverter pair in the dashed rectangle.  Without the coupled inverter pair, the circuit is a 
gyrator-C type active inductor, hereafter referred to as type A inductor, with an estimated 
inductance value in equation (4.15) below. The inductor is tuned by tuning m1 and gm7. 
Fig. 4.6(a) and (b) shows the layout and the photo of this inductor implemented in a 0.13 
µm CMOS process. The measured results for the inductor in Fig. 4.6(c) show a 6 GHz 
self-resonance frequency, which is close to Cadence simulation predictions.  The 
inductance value can be tuned from 0.9 nH to 5 nH over a 500 MHz to 5 GHz frequency 
range.  The maximum inductance value is 53.38 nH.  When t  self-resonance is 3.1 
GHz, the Q value is 101 at 2 GHz. When Vcon1= 0.65 V and Vcon2=0.55 V, the measured 





































Fig. 4.5 (a) Schematic of two active inductors.  The dashed rectangle encircles a 
coupled-inverter pair.  Without it, the inductor is referred to as type A.  With it, the 
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Fig. 4.6. (a) Layout of type A inductor (b) The microg aph of (a) implemented in a 
0.13 µm CMOS process. (c) Measured inductance with 6 GHz self-resonance 
frequency.  The inductance is measured between V+ and V- nodes by use of an HP 















Although the measured frequency tuning range of the inductor in Fig. 4.6(a) is the 
largest among active inductors reported so far, higher operating frequency range is 
desired. The frequency limitation in Fig. 4.6(a) is mainly caused by the DC biasing 
condition of transistors M1 and M2.  When gm7 (or gm8) changes, gm1 (or gm2) will change 
in the opposite direction, because the DC biases of the transistor M1, 2 are supplied by the 
drain voltage of M5, 6. When gm7 (gm8) increases by increasing Vcon2, the DC bias at the 
gates of M1, 2 decreases and they may even enter the cut-off regions (gm1 and gm2≈0), then 
this circuit ceases functioning and will not yield theinductor characteristics.  On the other 
hand, when gm7 (gm8), decreases by lowing Vcon2, the DC bias at the gates of M1, 2 will 
increase automatically.  Therefore, gm1 (or gm2) and gm7 (or gm8) are dependent, so stable 
 
 
Fig. 4.7. Measured inductance and Q factor of type A inductor between V+ and V- 
nodes by HP 8510C.  Vcon1=0.65 V, Vcon2=0.55 V and Vdd=1.2 V. 
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DC biases for M1, 2 are needed.  With some brief discussions in [4.14], we proposed to 
add the coupled inverter pair in Fig. 4.5 to form a new active inductor, type B.  The 
addition of the coupled inverter pair improves the DCbias conditions of the circuit, and 
simultaneously provides negative resistors to increase the Q factor of the inductor. 
Small signal analysis yields equivalent circuit parameters of the improved 
inductor structure.  Expressions (4.17) to (4.22) below, help guide the design of the 
inductor. 
5 9 11
5 7 9 11
1 1 1 1
m m mG g g gR R R R
= + + + − − −                                      (4.17) 
 
inC C=                                                                            (4.18) 
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ω = −                                                         (4.22) 
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Cin is the parasite capacitance at the input point. C1 is the parasite capacitance 
between node 1 and ground; C3 is the parasite capacitance between node 2 and node 1.  
RL and CL are the resistance and capacitance between node 2 and ground. gmi and Ri are 
the transconductance and channel resistance of transistor Mi.  The introduction of the 
cross coupled inverter pair will reduce G in (4.17).  Equation (4.18) shows that 
capacitance C increases due to the introduction of this inverter pair.  Equations (4.19) and 
(4.20) indicate that there is little change for L and R since gm1 (or gm2) will not be affected 
directly by gm7 (or gm8) and can be tuned independently to some extent.  Then, t  
inductance can be tuned over a larger range, so higher self-resonance frequency can be 
obtained according to (4.22). 
In the design of the improved active inductor, the main circuit’s parameters are 
shown in Table 4.2. The active area of the improved active inductor is 40 µm×70 µm. 
The post layout simulation results show better performance than type A in Fig. 4.6(a). 
The operating frequency is tunable from 300 MHz to 10 GHz and inductance value is 
tunable from ~1 nH to 100 nH. Fig. 4.8 shows the post layout simulation results of the 
improved active inductor. 
 
TABLE 4.2 Circuit Parameters of Improved Active Inductor 
 
Transistors Size(µm/µm) Transistors Size(µm/µm) 
M1, M2 156/0.2 M7, M8 39/0.12 
M3, M4 13/0.12 M9, M10 13/0.12 
















IV.  Power Divider Design and Results 
 
Two improved active inductors are used in Fig. 4.2 (a). Three C1 are varactors. 
The Q factor and symmetrical characteristics of C1 are important. In this design, two C1 
in Port 1 are combined together.  The C1 between Port 2 and Port 3 is separated into 
identical two varactors and then in parallel but with anode and cathode electrodes 
switched.  The DC biases of the two identical varactors are combined together into Var2 
with AC isolation (large resistors). The DC bias of the two combined varactors C1 is Var1. 
The active area of the tunable power divider is 300 µm×265 µm in a 0.13 µm CMOS 
process and the active area is shown in Fig. 4.9. 
 
 




















The simulated S11 and S22 results are shown in Fig. 4.10 from 1 GHz to 7.5 GHz.  
The valleys of S11 and S22 nearly coincide at the 1 GHz and 2 GHz, which indicates 
simultaneous good-match at the ports. As the frequency is increase, the two valleys are 
progressively separated, which indicates that simultaneous g od-match is not possible 
due to the increase of varactor’s resistance.  If -20 dB taken as the maximum accepted 




Fig. 4.9 Active area of the tunable power divider in a 0.13 µm CMOS process. 
 
Vcon1 Vcon2 Port 3 GND 







tuned from 1 GHz to 7.5 GHz within this bound. Fig. 4.11 presents the S21 parameters 
under the same conditions.  The loss is around 4 dB in the frequency range.  In the 
commercial CMOS technology, the varactor tuning range is limited (the maximum 
Cmax/Cmin≈5 according the IBM process model) and cannot satisfy the targeted 
application according equation (4.2).  Further expansion of the power divider tuning 



















Fig. 4.10. Solid lines and dash lines are S11 and S22 of the power divider at different 





























Fig. 4.11. S21 of the power divider.  The dashed line indicates S21 at the operating 
frequencies. 
Indication 
















A new lumped-element compact power divider is proposed an nalyzed.  
Compared with current power divider circuits, the new power divider is least sensitive to 
the losses of varactors and inductors.  A differential active inductor with 6 GHz self-
resonance frequency is measured.  The measured inductance tuning range is 0.9 nH~5 nH 
from 500 MHz to 5 GHz.  The inductor can be used in the design of the proposed power 
divider. To further improve the operating frequency range of the inductor, an improved 
structure is analyzed.  The post layout simulation results how a self-resonance frequency 
as high as 10 GHz. Using the improved inductors and varactors from a commercial 0.13 
 
 
Fig. 4.12 The S11, S22, S23 and S21 of the power divider at 4 GHz center frequency. 
Vcon1=0.67 V, Vcon2=0.54 V. 
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µm CMOS process, the design of the proposed power divider is tunable from 1 GHz to 
7.5 GHz with -20 dB or better match at all ports.  Tofurther expand the frequency tuning 
range, the varactors’ tunabilities need to be studied. 
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DISCUSSION AND CONCLUSION 
 
This thesis focuses on extending the frequency range of the possible components 
for a six-port reflectometer. The second Chapter, the effort is to obtain a broadband 
source generator, and a voltage-controlled ring oscillator is presented. A sensor amplifier, 
which can operate at very high frequency, is added to the normal differential amplifier to 
sharpen the rising and falling edges.  Then a three-stage ring oscillator using the proposed 
oscillator is designed. To extend the frequency range to the low frequency direction, two 
weak inverter oscillators are added to the differential ring oscillator. The circuit is 
implemented in a 0.13 µm CMOS process to verify the theory. The measurement tuning 
range is from 430 MHz to 12 GHz, which satisfies the initial target 1 GHz~10 GHz. 
In the third Chapter, a high-Q differential active nductor is proposed to figure out 
the low self-resonance frequency limitation of the differential active inductor structure. 
Post layout simulation results show that the inductance is tunable from ~1 nH to 100 nH 
with operating frequency tunable from 300 MHz to 10 GHz. The inductor is designed in 
0.13 µm CMOS process with an area of 40 µm×70 µm. To verify the high frequency 
performance, a π-model lumped-element power divider is designed with the proposed 
active inductor at the 9.5 GHz center frequency. The post layout simulation results show 
that the isolation and matching scatting parameter is better than -20 dB with an insertion 
loss of ~3dB. The miniaturized Wilkinson power divider occupies 160 µm×170 µm, 
which is suitable for system integration. 
 70
In the forth Chapter, a new compact lumped-element power divider, which is 
insensitive to the losses in varactors and inductor compared to the existing lumped-
element power divider architectures, is proposed and analyzed. Measured results of a 
differential active inductor, which is targeted for tunable power divider applications, are 
presented. The inductor is tunable from 500 MHz to 5 GHz with inductance value tunable 
from 0.9 nH to 5 nH. The maximum self-resonance frequency is 6 GHz, which falls short 
of the target 1 GHz to 10 GHz. After this structure is improved, the self-resonance is 
boosted to higher than 10 GHz, which is demonstrated by post-layout simulations. With 
the improved active inductor, the proposed compact power divider is designed in a 
CMOS 0.13 µm process with a core area of 300 µm×265 µm. The power divider can be 
tuned from 1 GHz to 7.5 GHz as demonstrated by posy-layout simulation. 
  
Future work 
For the VCO, noise analysis is needed. As for the active inductor, improving the 
power consumption can be further discussed using the curr nt recycling structure. At 
present, the tuning range of the power divider is limited by the tuning range of the 
varactors, which are supplied by the vendor. The othr disadvantage of the varactors is 
the larger effective series resistor (ESR) in the high frequency. Large value ESR seriously 
distorts the performance of the power divider. The future direction is to find new tunable 
capacitor structures, which can supply larger tuning range and supply lower ESR in high 



























In 1968, Cohn described an even- and odd-mode technique for analyzing the 
symmetric two-way power divider [A1.1]-[A1.2] that can be used to determine the circuit 
parameters for these power dividers. In the even-mode shown in Fig. A.2 (a), for 






















.   (A1) 
 
Here, ω is the angular frequency of the designed center frequency f0. In the odd 
mode shown in fig. 2 (b), for matching at Port 2, equation (A2) 
 





























.   (A2) 
 
From (A1) and (A2), the parameters in Fig. A1 can be det rmined. 
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According to the even- and odd- mode analysis in Appendix A 
0
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f f Zπ π
= = = = .   (B1) 
 
If we take the parasitic resistor in the capacitor to be R1, then the capacitor C1 is 
replaced by the series of resistor R1 and the capacitor C1 according to the MOSVAR 
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Fig. B2 Schematic of even-mode including parasitic resistor in the capacitor 
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where 1
eΓ presents the reflect coefficient in Port 1 in the even- mode analysis circuit. 
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Odd mode analysis 
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Fig. B4 Schematic of odd mode. 
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